Publication: Design and simulation of the transimpedance amplifier for short range visible light communication
Loading...
Date
2012-06-01
Authors
Ooi, Jia Loong
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
A detailed and systematic design of the Double Regulated Cascode (DRGC) transimpedance (TIA) circuitry for short range visible light communication by utilizing Cadence 0.18 CMOS process technology is presented in this thesis. Most wireless communications today are produced from radio frequency (RF). However, with the increasing usage of data, the RF system becomes overload and uses up valuable and limited RF spectrum thus creates electromagnetic interference. Whereas in infrared communication, the data transmission rate is slow therefore not suitable to be used in high speed communication system. The main purpose of this research was to investigate the gain and bandwidth of the DRGC TIA circuitry for high speed communication system. In this thesis, DRGC TIA is divided into three parts including current mirror, common drain amplifier and RGC TIA. Those parts were designed separately then they were combined together to form a complete DRGC TIA circuitry. This is done by comprehensive circuit analysis and design methodology in Cadence Virtuoso Schematic Editing and Cadence Virtuoso Analog Design Environment. Simulations were conducted on RGC and DRGC TIA circuitry to investigate their gain and bandwidth. Pre layout simulation results revealed that the RCG TIA exhibits gain of 95.56 and 1.813 while the DRGC TIA circuitry exhibits gain of 100.40 and 43.29 bandwidth. From simulation results, DRGC TIA exhibits better gain and bandwidth as compared to RGC TIA. In addition, the post layout simulation of DRGC TIA was found to be same as the pre layout simulation. The principal conclusion was the CMOS DRGC TIA circuitry for short range visible light communication was successfully designed.