Automated Placement Of A Transistor Pair For Analogue Design

dc.contributor.authorBalakrishnan, Saravanan
dc.date.accessioned2019-02-14T01:33:19Z
dc.date.available2019-02-14T01:33:19Z
dc.date.issued2012-05
dc.description.abstractThe performances of analogue circuits are affected by surrounding parameters such as levels of noise, thermal gradients of a circuit, and parasitic effects from both resistive and capacitive part. As there are no effective approaches to handle these analogue constraints as mentioned above, the focuses to develop IC design tools are bended towards digital circuits. The purpose of this research is to introduce a complete methodology for transistor pair placement for analogue layout using a concept of cells and arrays based on migration and reuse. The entire process consists of Standard Cell Generation to produce standard cell for analogue circuits, Matching Generator with array alignment to generate transistor matching of common-centroid arrangement, and Auto Routing for global routing. The methodology is translated into automation by a graphical user interface to render a fully functional layout designs in a few steps and fraction of time. This research describes such a system in obtaining a layout that can be configured like a set of building blocks that meets all design specifications. In comparison to all the different approaches that have been discussed and analysed prior to this research, a new design flow for analogue layout combined with automation is constructed by considering transistor matching as a constraint.en_US
dc.identifier.urihttp://hdl.handle.net/123456789/7716
dc.language.isoenen_US
dc.publisherUniversiti Sains Malaysiaen_US
dc.subjectAutomated Placementen_US
dc.subjectTransistor Pair For Analogue Designen_US
dc.titleAutomated Placement Of A Transistor Pair For Analogue Designen_US
dc.typeThesisen_US
Files
License bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: